Abstract-Addition of an input filter to a current-programmed converter can cause the controller to oscillate. Two instability mechanisms can typically occur: 1) the current programmed controller effective current feedback loop may become unstable, or 2) the controller effective input voltage feed forward loop, which becomes a positive feedback loop when an input filter is added, may oscillate. Design criteria are derived and interpreted here. The effective current feedback loop is unmodified by addition of the input filter provided that the usual duty-cycle-programmed design criteria are satisfied: the filter output impedance Z, must be much smaller in magnitude than the closed-loop low-frequency regulator input impedance -R / M 2 and the reflected converter filter impedance Z e i / M 2 . In addition, the effective input voltage loop is stable provided that a third criterion is satisfied. This criterion is active only at high frequency and/or for operating points close to the discontinuous conduction mode boundary. When all three criteria are well satisfied, then the output voltage regulation loop gain is unchanged. Hence, input filters of current programmed converters can be designed in essentially the same manner as for duty-ratio programmed converters. Results are summarized in tabular form for the basic buck, boost, and buck-boost converters. Experimental measurements for a buck converter with different input filters support the theoretical predictions.
I. INTRODUCTION 0 meet switching regulator-conducted electromag-T netic interference (EMI) requirements, it is usually necessary to add an input filter between the unregulated power source and the converter input. It is well known that this filter can significantly alter the dynamics of the converter, possibly degrading the regulator loop gain, output impedance, line disturbance rejection, and system stability. Hence, the input filter design problem requires consideration of not only the filter EM1 rejection properties but also its effect on the dynamics of the regulator.
Numerous publications [ 11-[5] have treated the input filter design problem for the case of duty-cycle-programmed converters. In [l] , it was shown that if the input filter output impedance magnitude lZ,l is sufficiently neering, University of Colorado, Boulder, guarantees that the closed-loop output impedance is also unchanged. These three conditions provide relatively simple input filter design criteria for the duty-cycle programmed case. Various techniques for the design of filters that meet these criteria are discussed in [ 11-[5] .
In [6] and 171, the y-parameter model of [8] and [9] was used to derive input filter design criteria of current programmed regulators. The system stability is correctly predicted, and expressions are derived that are quite general. The results can be used with any converter that is modeled using y parameters, such as the series resonant converter small-signal model of [lo] . However, because the CPM input filter analysis of [6] , [7] is based on the converter y-parameter model of [8] , their use is complicated and results are expressed in a much different form than the results of the duty-ratio-programmed input filter analysis of [ 11, which is based on the canonical model of [ 1 13. Yet the two cases treat the same power converter-the only difference is the manner in which this converter is controlled. One might expect that the input filter should affect the converter power stage in the same way and that the design criteria for the two cases should therefore be nearly the same. Since the results of [l] are in a simpler form than those of [6] , [7] , it is worthwhile to investigate whether this reasoning is indeed correct.
The experimental results for a marginally stable system in [6] illustrate that the voltage feedback loop gain and output impedance may be nearly unaffected by the addition of an input filter, even though the system is driven to the brink of instability. This suggests that the physical origins of the input filter oscillations do not lie in the voltage feedback loop but rather are in the current programming controller. One might postulate that it is the effective current feedback loop and line voltage feed-forward loop [8] , [ 121, [ 131, internal to the current mode controller, which becomes unstable. Furthermore, these internal loops cause the outer voltage feedback loop gain and output impedance to be insensitive to the addition of an input filter. It is shown here that this is indeed the case, and (much simpler) design criteria are derived here that ensure that these inner loops are unchanged.
Outline of Discussion
The modeling approach employed here is the conventional duty-ratio-programmed canonical model [ Fig.  1 ). This method explicitly describes the converter smallsignal internal waveforms. It also exposes the similarities in the input filter design criteria for the duty-cycle-programmed cases and allows direct investigation of the stability of the inner current feedback and line voltage feedforward loops.
In Section 11, an ac equivalent circuit model of the current programmed regulator is established based on [8], [9] , [13] . The model is composed of three different parts: 1) state-space-averaged canonical model, 2) current mode controller, and 3) voltage regulation loop. It is shown that the physical origin of input filter oscillations lies in the current mode controller. Hence the stability of the regulator can be ensured when the properties of the current mode controller are not affected by the presence of an input filter.
In Section 111, design criteria are presented. Even though these criteria are derived for the current mode controller, the results essentially coincide with previous dutyratio-programmed design criteria [ 11, [2] , except that one additional criterion is necessary to guarantee stability of the input voltage feed-forward loop.
IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 7 . NO. 4, OCTOBER 1992
In Section IV, experimental results are presented to verify the analytical results and to provide insight into the design criteria. Conclusions are discussed in Section V.
CURRENT PROGRAMMED REGULATOR MODEL
In this section, an ac equivalent circuit model of the current programmed regulator is established by use of the conventional duty-ratio-programmed canonical model [ 1 11 with the addition of feedback loops that represent how the current mode controller varies the duty cycle. Quantitative expressions are established for the important regulator properties with and without an input filter: effective loop gains of the current mode controller (current feedback loop gain T,, input voltage feed-forward loop gain Tfi internal output voltage feedback loop gain Tui), voltage regulation loop gain Tu,, input and output impedance Z j and Z,, and line transmission characteristic F . Use of this modeling approach results in design criteria that are similar to the previous duty-ratio-programmed analysis [I] , VI.
A . Modeling of Current Programmed Regulator
The models of the basic buck, boost, and buck-boost converters are shown in Fig. 1 . This model consists of three parts represented by the converter state-space averaged canonical model, the current mode controller, and the voltage regulation loop. This model differs from the conventional duty-ratio-programmed model [ 1 11 only in the current mode controller. The current mode controller effectively adds a number of feedback loops to the system which, as shown in Section 11-B, lead to the primary mechanism that initiates input filter oscillations. To guarantee the stability of the system, the properties of the current mode controller should be unchanged by the addition of an input filter.
This model explicitly displays four feedback loops identified as:
1) The current programming loop, with loop gain
2) The input voltage feed-forward loop (an integrated part of the current programmed mode controller), with loop gain Tf(s).
3) The internal output voltage feedback loop (also an integral part of the current programmed mode controller), with loop gain TUi (s). 4) The external output voltage regulation loop, with loop gain Tve (s).
T, (4.
B. Analytical Results
It is assumed that the regulator without input filter is well-designed. The loop gains identified in Fig. 1 must be designed to ensure stability. Moreover, loop gains T, and Tu, must have sufficiently large dc gains to provide the required dc regulation. The Extra Element Theorem [15] is then employed to derive the modified properties with an input filter, and it is desired that the regulator properties of interest are unchanged. The expressions of the three basic buck, boost, and buck-boost converters, are summarized in Table I , and detailed derivations can be found in [16], [17] . From the analytical results, it can be seen that all properties are interrelated, and hence a given input filter changes the various gains in similar ways. From Table I , it is shown that Z,,, Zd,, and 2, always depend on 2,; and 2, provided that the original converter is well designed such that Tu; and Tu, have adequate phase margins. Moreover, Znj and 2, are also depend on Znr, Zdf, and Znc. In particular, if T, and Tf are not significantly changed by the addition of an input filter, then Tu;
and Tu, are also unchanged and 1 T , 1 is less than unity.
Therefore, the origin of input filter oscillation can be found in the current mode controller with TE and Ti..
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. DESIGN CRITERIA In this section, the stability conditions (design criteria) are presented. It is shown that the criteria of the current programmed regulator approximately coincide with the criteria of the duty-ratio-programmed regulator [ 11, except for one additional criterion that originates in the in-put voltage feed-forward loop. Modified inner loop gains of the current mode controller are investigated in order to obtain the design criteria.
A . Origin of Input Filter Oscillation
The current mode controller is shown to be the primary mechanism that initiates input filter oscillations. The current mode controller inherent in the current programmed regulator consists of three loops with gains T,, Tf and Tu;. These effective loop gains are modified by the addition of an input filter, as described in Table I . Hence,the current loop gain T, is unaffected if the conditions lzsl << lzncl 2nd lzsl << IZdcI
( 1) are satisfied, where Z,, is the closed-loop low-frequency incremental input resistance -R I M 2 for the buck converter, Z , , , is the reflected converter filter impedance Z e , / M 2 , and Z, is the output impedance of the input filter. Hence, the criteria of (1) exactly coincide with the criteria of the duty-ratio-programmed regulator [ 11. However, if (1) is violated, then T, is modified and typically becomes unstable with negative phase margin. This causes the remaining outer loop gains ( T i , TLi, The) to contain righthalf-plane poles. The Nyquist stability criterion must be used to evaluate the stability of these outer loops; they are usually unstable also. It can be shown that TL is the origin of oscillations for this case. As long as the criterion of (1) is satisfied, T: is stable with the original phase margin.
The input voltage feed-forward loop can also be the origin of input filter oscillations. The relationship between the Z, and Tf is explicitly shown in Table I . Without an input filter, the feed-forward connection does not cause the state of the converter to be fed back, and hence Tf is zero. However, with the addition of an input filter, the modified loop gain Ti becomes a real feedback loop with loop gain given in Table I . Note the minus sign of Tj, which indicates that this loop contains positive feedback. Hence, the loop is extremely prone to oscillation whenever lZ,l is large enough to cause the loop gain magnitude lTjl to exceed unity for some frequency range. However, if the condition IZsl << IZnfl and IZsl << IZdfl (2) is satisfied, the magnitude ITjI does not exceed unity. The stability of Ti can be analyzed using conventional gain and phase margins provided that Tl is stable. If Ti becomes unstable, the modified remaining outer loop gains (T;;, TI,) contain right-half-plane poles. It can be shown that Ti is the origin of oscillation for this case, and \Znfl is considered as the third design criterion for the current programmed regulator, whereas lZdf 1 always depends on the criteria of (1).
Similar arguments can be applied for the outer voltage loops. However, the inner loops cause the outer voltage loop gains to be insensitive to the addition of an input filter. Hence, the design criteria, which ensure that the outer loop gains are unchanged, depend directly on the inner loop design criteria. Therefore, the possibility of degradation of the outer loop gains can be neglected, provided that the design inequalities of (1) and (2) are well satisfied.
To summarize, given a system that is initially stable and well designed, then addition of an input filter will not modify any of the effective loop gains, provided that the following three criteria hold:
IZsl << IZnfl.
(5)
The first two criteria are identical to the duty-ratio-programmed results of [I] , whereas the third criterion is necessary only for current programmed converters. In addition, when (3)-(5) are satisfied, then the external voltage loop gain T,,,, the converter input impedance Z;, and the line transmission characteristic F are not significantly modified. Hence, the stability of the regulator can be guaranteed. As in the duty-ratio-programmed case, degradation of the closed-loop output impedance is avoided provided that one additional criterion is satisfied. The input filter design criteria of (3)-(6) are sketched in magnitude asymptotic form in Fig. 2 . As discussed above, the results coincide with the criteria for duty-ratioprogrammed regulators [ 11, except for one additional criterion JZ,l < < lZnfl, which originates in the input voltage feed-forward loop gain Ti. Usually, the lZnfl inequality is not significant except at high frequencies and/ or for operating points close to the discontinuous conduction mode boundary. If the converter is operated deeply in the continuous conduction mode, then the lZnfl inequality is inactive and use of the usual duty-ratio programmed design criteria, (3), (4), and (6), are sufficient for input filter design. Fig. 2 shows the lZnfl criterion more clearly, as typical asymptotes that reflect the exact number of poles and zeros, than the simplified graphical expression of lZnfl in [16]. From Fig. 2 , the low-frequency asymptote of \Znf\ can be larger or smaller than the asymptote in the midfrequency range, depending on the converter operating condition. As an example, Fig. 6 shows a smaller gain of lZnfl at the low-frequency band (< 60 Hz) than the midfrequency band gain (200 Hz-10 kHz) because this converter operates without slope compensation (a = 2 M c / M , = 0 where M , is the rising slope of the inductor current, and M , is a cyclic falling stabilizing slope). 
C. Current Programmed Regulator without Slope Compensation
The current programmed regulator can be operated without compensation ramp (M, = 0) below the duty ratio D of 0.5. In this case, the gain H ( s ) in the model (shown in Fig. 1 ) becomes infinity. Hence, the dc gain of the current loop also becomes infinity. The current feedback loop operates as a perfect current regulator with infinite gain. Other system gains are then simplified [13] . With the addition of an input filter, TL is still infinity. Hence, the input filter oscillation is caused by Ti and Thi. Finally, it is shown that the loop gains become simpler without compensation ramp due to the infinite gain of T,, and the criteria can be derived from Ti. and TLi only. The design criteria for this case become
l zs l << "'" > buck, buck-boost
> boost.
Additionally, to prevent modification of the output impedance, ( 6 ) must be satisfied.
IV. EXPERIMENTAL RESULTS In this section, experimental results are presented to verify the analytical expressions previously derived and to provide insight into the design criteria.
A. Design of Test Circuit
The test circuit shown in Fig. 3 Fig. 3 . The conduction parameter K = 2L/RT, is 12. Since K is much larger than 2 0 , then as seen in Fig. 2(a) , the design criteria lZ,l << IZei/M21 dominates at frequencies below R / L , . Three input filters were constructed, of which only the first satisfies this criterion.
B. Experimental VeriJcation with Various Input Filters
The first input filter (shown in Fig. 4(a) ) has a damping resistance Rd = 27 Q, and the value of Rd is increased to 300 Q and 1 kQ for the second and the third case of input filter circuit. The experimentally measured magnitudes of input filter output impedances for each case ZsI, Zs2, Zs3, and the input impedance of the converter filter Zei are also shown with solid lines in Fig. 4 (b) along with the calculated design criteria JZCi/M2I, ( R I M 2 [ , and lZnfl indicated by dashed lines. The first input filter with Rd of 27 Q satisfies the design inequality, and hence the regulator performance parameters are not significantly affected. As a result, there is no oscillation at the output voltage of input filter as shown in Fig. 5(a) and the output voltage is well regulated. In case of the second and the third input filter cases with Rd of 300 Q and 1 kQ, the inequalities have been violated in the 30-80 Hz frequency range, implying that the regulator performance parameters are affected by the input filter. In consequence, oscillation is observed in the output voltage of the input filter as shown in Fig. 5(b) and (c). Thus, the design criteria of (3) and (4) have been verified experimentally. 
C. Experimental VeriJication for the Third Design
Criterion (Z,( << In order to verify the third input filter design criterion of ( 5 ) and (8), the CPM buck test circuit is modified and operates on the verge of discontinuous conduction mode without compensation ramp (M, = 0). With this condition, the dc gain of the current feedback loop gain T, is infinity and the criterion of (4) (lZ,J << ) Z e i / M 2 ( ) becomes inactive. Hence, the input voltage feed-forward loop Tfis the origin of input filter oscillations for this case with the design criteria of ( 7 ) and (8). Fig. 3 . Hence, the conduction parameter K = 2L/RT, becomes 0 . 5 5 , whereas the boundary between continuous and discontinuous conduction mode Kcfit is 0.53.
The fourth input filter (shown in Fig. 4(a) ) has a damping resistance Rd = 36 Q, and the value of Rd is increased to 150 Q for the fifth case of input filter circuit. The experimentally measured magnitudes of input filter output impedances for each case Zs4, Zss, and the input impedance of the converter filter Zei are also shown with solid lines in Fig. 6 along with the calculated design criteria in the output voltage of the fifth input filter as shown in Fig. 7(b) , whereas there is no oscillation in the output voltage of the fourth input filter as shown in Fig. 7(a) . Thus, the third design criterion of (5) and (8) also has been verified experimentally.
D. Computer Simulation Results
A personal computer was used to numerically evaluate the expressions of the current loop gain. The element values of the test circuit were used to allow comparison with the experimental results of Section IV-B. Fig. 8(a) shows T, of the converter along with the modified current loop gain T f , due to the addition of the first input filter case with Rd of 27 Q . The magnitude and the phase of Tk, are changed by a few decibels at the input filter cutoff frequency. However, this change is not significant, and the phase margin is not modified at the crossover frequency. Fig. 8(b) shows T, along with Ti2 and Tf3 modified by the second and thirdinput filter cases with R, of 300 Q and 1 kh2, respectively. Effectively, two poles and two RHP zeros are introduced into Tf2 and Ti3 at the violated frequency, which introduces 360" of additional phase lag at the crossover frequency. In consequence, the phase margin of Ti2 and TE3 become negative (approximately -270"), and the system oscillates as verified by Fig. 5(b) and (c). It can be verified using the Nyquist criterion that the loops T j , TIi, and TI, are also unstable.
In order to compare with the experimental results of Section IV-C, the input voltage feed-forward loop gains Tj of the CPM buck test circuit were also simulated. With the fourth input filter (& = 36 Q), the magnitude of Tj4 is less than unity for all frequencies as shown in Fig. 9 . Hence, no instabilities are introduced. However, in the case of the fifth input filter with Rd of 150 a, the magnitude of Tj5 becomes larger than unity at the violated frequency, and the phase margin becomes negative (approx- imately -96") at the crossover frequency. Hence, the input filter oscillations are observed as shown in Fig. 7(b) . It can be verified using the Nyquist criterion that the outer loops TIi, and TI, are also unstable. Thus, good agreement between the experiment and the quantitative expressions are obtained by the simulation. V. CONCLUSIONS The origin of the input filter oscillations for the current programmed regulator has been investigated to determine necessary conditions (design criteria) for system stability and for maintenance of good output voltage regulation. Provided that the original converter is well designed without an input filter, system stability can be guaranteed by ensuring that the current feedback loop gain T, and the input voltage feed-forward loop gain ?are essentially unchanged by the addition of an input filter. The criteria are that the filter output impedance 2, must be much smaller in magnitude than 1) the regulator closed-loop low-frequency incremental input resistance -R I M 2 , 2 ) the reflected converter filter impedance Z,,/M', and 3) the quantity Znr. In addition, if the inequality lZ,( << \(Re + d e ) / M 2 ( is satisfied, then the regulator output impedance is also essentially unaffected. Although these design criteria are derived from the current mode controller, they essentially coincide with the design criteria of the conventional duty-ratio-programmed regulator [ 11, except for the additional criterion lZ,( << lZnfl.
The expressions obtained from the small-signal equivalent circuit model of Fig. 1 for the three basic buck, boost, and buck-boost converters, are summarized in Table I. From these analytical results, it can be seen that all properties are interrelated. In particular, if the current and input voltage loop gains T, and Tf are not significantly changed by the addition of an input filter, then the output voltage loop gains Tu, and Tu, are also unchanged, and the minor loop gain I TI 1 is less than unity. Therefore, the origin of input filter oscillation can be found in the current mode controller, and the problem is reduced to ensuring that T, and Tf are not degraded.
The input filter design criteria are sketched in magnitude asymptotic form in Fig. 2 according to (3)-(6) . The criteria of (3), (4), and (6) are identical to the design criteria for duty-ratio-programmed regulators [ 11, whereas the criterion lZ,l << lZflfl of ( 5 ) is necessary only for current programmed converters. Usually, the lZflfl inequality is not significant except at high frequencies and/or near the discontinuous conduction mode boundary. Hence, if the CPM converter operates deeply in the continuous conduction mode, then this criterion becomes inactive and input filters of current programmed converters can be designed in essentially the same manner as for duty-ratio programmed converters. If (3)-(5) are satisfied, then the external voltage loop gain T,,,, the converter input impedance Z,, and the line transmission characteristic F a r e not significantly modified. Hence, the stability of the regulator can be guaranteed. Moreover, degradation of the closed-loop output impedance is avoided provided that the criterion of (6) is satisfied.
Experimental verification is presented for the design criteria of the buck converter test circuits with different input filters. The principal analytical results of Table I are verified including the design inequalities of (3) 
